Testability should be considered as early as possible in VLSI synthesis and optimization. In most CAD tools, testability preservation is achieved as a by-product of finding a less redundant implementation. Unfortunately, this approach is not supported by theory. It is essential to have an optimization scheme that systematically preserves testability. A complete theory covering testability-preserving optimization of combinational circuits is yet to be developed.
INTRODUCTION
With increasing complexity of VLSI (Very Large Scale Integrated) circuits, the design of chips is increasingly dependent on CAD tools for automatic synthesis, layout, and testing. These tools reduce the time required to design needed circuits.
Synthesis tools should produce minimal or nearly minimal logic (or transistor) circuits in order to reduce manufacturing costs 1] . At the same time, it is important that the resultant circuits be testable in order to reliably and efficiently detect manufacturing faults [2, 3] . Unfortunately, as will be shown in Section 3.2 of this paper, optimization of a circuit may cause faults which were testable in the unoptimized circuit to be no longer testable in the optimized circuit.
In order to support the twin goals of optimization and testability, it is useful to develop optimization techniques which preserve testability.
Rajski and Vasudevamurthy [4] studied testability preservation of some special categories of irredundant circuits using a factorization algorithm. However, their concepts and theorems did not cover re- In this paper, a new testability-preserving theory is established. This theory covers optimization of redundant as well as irredundant circuits. An optimizing algorithm for redundant and irredundant circuits is proposed. Experimental results are shown as a verification of the validity of the theory and the algorithm proposed.
The paper is organized as follows. In Section 2, existing circuit optimization techniques are reviewed.
In Section 3, recent research in testability-preserving optimization is introduced. In Section 4, a new theory for testability-preserving optimization is proposed and proven. An algorithm based on this theory is also introduced. Section 5 shows the experimental results obtained from applying the theory and the algorithm. Section 6 gives a conclusion and discusses open research topics in this area.
CIRCUIT OPTIMIZATION METHODS
Usually, factorization and substitution approaches are used in gate level circuit synthesis. These techniques are presented and their features are discussed in the following subsections. The main disadvantage of factorization is that extraction of factors is constrained to be among variables at the same level. If paths from the terms that can be extracted to the output of the circuit are drawn, it can be found that these paths must merge at the gate in the next logic level or the second logic level thereafter (in Figure l( a(bcd + e) + g(bch + i)
Factorization Methods
The factorization approach [5, 6, 7, 8, 9 , 10] is a circuit optimization method which uses Boolean algebra operations/transformations to reduce the number of literals in Boolean expressions. Factorization results in a (near) minimum factored expression for a given function. Consider, for example, the function f= abc + ace + bd + de
The corresponding gate-level realization of the function f is shown in Figure l The multilevel circuit realization of this expression is shown in Figure 2 . Although the two terms "bc" are in the same level in the circuit, they cannot be ex-FIGURE 2 Limitation of factorization tracted for optimization because the paths from these two terms to f merge at the next fourth level thereafter.
Substitution Methods
Substitution is another method for optimizing circuits. The basic idea is to find common parts (containing two or more literals) which occur two or more times in an expression, and substitute these parts with a single temporal signal line (variable). After the substitution, a fan-out from the single, sub-circuit which generates a Boolean function for the common parts in the original circuit is created. By replacing the duplicated parts with the shared sub-circuit, gates in the circuit can be saved. A simple example is shown in Figure 3 . Here, the substitution rn abc is made.
In the substitution methods, extractions are allowed among the signal lines (variables) in different levels, and extracted signal lines can merge in any manner. In most cases, the substituted circuits have fewer connections as well as fewer and/or smaller gates. Substitution reduces the duplication in both gates and connections. Therefore, in addition to using fewer and smaller gates, the substituted circuit uses less area for routing wires.
The main disadvantages of substitution methods is that the computing cost is higher than that of simple factorization methods. In the substitution method, there are more possible extractions available and more possible plans for substitution have to be evaluated.
(a) The It is significant that circuit testability be preserved, or even improved during synthesis. In this section, the basic concepts, background, and recent research in the area of testability-preserving optimization are introduced.
Redundant Circuits and Undetectable Faults
The single stuck-at-fault model [11] is suitable for gate level circuit model of combinational circuits. This model is used in this paper.
If there exists no test vector (i.e., a given assignment to the set of inputs) which can detect some given fault + in a circuit, then the circuit is said to be redundant with respect to +. Consider the circuit shown in Figure 4 . This circuit is redundant with respect to the s-a-0 fault on line 3, denoted as +1, since the occurrence of this fault does not change the function realized at f. Thus [13] , as shown in Figure 6 . The original circuit in Figure 6 (a) is fully testable, but gate h in the optimized circuit in Figure 6 (b) is not testable.
Generally speaking, the less redundant a circuit is, the better its testability. Figure 5 (a). Some other circuits, see, for example, the circuit shown in Figure 5 In practice, the traditional approach, which tries to reduce the redundancy in terms of testing by reducing the redundancy in terms of optimization, cannot guar- [4] could be summarized in the following theorem where part corresponds to Theorems 3-5 in [4] , and part 2 corresponds to Theorem 6 in [4] . rithm were reported in [4] . However, no data regarding the testability preservation of these results was given. [4] were redundant, and therefore were not covered by the above theorem. 2. Comprehensiveness: Theorem 1 includes four cases used in factorization of irredundant circuits.
Other operations, for example, the sub-expression substitution shown in Figure 3 , was not considered. As will be shown in Theorem 3 of this paper, there is room for improvement over the above theorem for irredundant circuits.
3. Reported experimental results: Some experimental results which demonstrated the efficiency in terms of optimization of the factorization algo-
In this section, a more general new theory for testability-preserving optimizationmE/O approachm is proposed. In the following discussion, "E" means even, and "O" means odd.
Definitions and Concepts
The denotation D from the D-algorithm [14] We define the concept of testability-preserving optimization such that it is applicable to both irredundam and redundant circuits. Figure 9 .
The proof is similar to the proof of Lemma 7 in [4] .
With this lemma, in proving the testability preservation of a transformation, it is sufficient to demonstrate that any line in K2 is testable if the corresponding line in K is testable.
E/O Theory
To simplify the discussion, we will assume that a given circuit is decomposed in terms of AND, OR and NOT gates unless otherwise indicated. For example, a NAND gate is decomposed to an AND gate followed by a NOT gate. [12, 15] ), the circuit composed of OR and AND gates only is also monotonically increasing, i.e., LEMMA 3 Suppose that there is a single-path from A to x in the circuits shown in Figure 11 Figure 12 Suppose that all paths from B and C to primary out-N1 (the entire circuit) (1) First, let us consider the testability of line j in Figure 15 (b).
Suppose that s-a-0 fault on line Js ( However, to detect fault /) in the optimized circuit requires that A 1, S 0, T 0 and R 0. In fact, this condition is also necessary to detect fault S =/) (or sk =/) where 1 <-k <-ns) and fault T /) (or tk =/5 where 1 <-k <-nt) in the original circuit.
In other words, if either S =/9 (or s k if)) or T =/5 (or k =/9) in the original circuit is detectable, then D in the optimized circuit is also detectable. Therefore, testability of line is preserved after optimization.
(3) Let us consider the testability of line S in Figure  5 ().
In a similar way as (1) , it can be shown that S in Figure 15 (b) is testable if S in Figure 15 (a) is testable.
(4) Let us consider the testability of line A in Figure  15(b) .
In a similar way as (1), it can be shown that if either line ls or in Figure 15 (a) is testable, then A in Figure 15 (b) is also testable. (6) Line R is unchanged in the transformation. From (1) to (6) , it can be concluded that double cube factorization preserves testability for redundant circuits.
Q.E.D. From Lemmas 1, 4, 6, and 7 we have Theorem 2. Theorem 6 in [4] can also be generalized for redundant circuits as shown in the following theorem. Figure   14 (Lemma 6). 3 . The Double cube factorization as shown in Figure   15 (Lemma 7). Figure 14 (Lemma 6).
The extraction of NOT gates shown in
3. The Double cube factorization shown in Figure 15 (Lemma 7).
It should be noted that all the cases in the theorem due to Rajski and Vasudevamurthy (Theorem 1 in Section 3.3 of this paper) represent special cases of Theorem 3. In addition, Theorem 3 covers more cases for both single-and multi-output circuits.
Application of E/O Theory
First, let us show the algorithm that verifies the conditions in Theorem 2 (1) 
METHOD:
Perform the testability-preserving optimization on the circuit until no further optimization can be made as follows. gives the number of faults after collapsing instead of the real number of existing faults. Therefore, in the experimental part of this paper, the fault collapsing part of FAN is disabled so that we can observe the actual number of undetectable faults in the circuits simulated.
Design of the Experiment 5.2 Explanation of the Experimental Results
A program, named TPOS (Testability-Preserving Optimization System), which implements both Algorithm 1 and Algorithm 2 is coded in about 5000 lines of C and run under Unix on a Sun Sparc 2 workstation. The purpose of developing TPOS is mainly to verify the validity of the theory proposed in the paper.
The program TPOS has been used to test twenty-five examples including the circuits used in [9] and the benchmarks distributed by the Microelectronics Center of North Carolina (including the ISCAS'85 set) [17, 18] . The test data and the experimental results are listed in Table I ar/d Table II .
Circuit Circuit name function The number of signal lines in a circuit is roughly equal to the number of transistors in the circuit. Minimizing the number of transistors in the circuit is used as an optimization criterion in TPOS. In the results listed in this paper, the number of the gates in some circuit may increase after optimization because the number of the gates is not selected as the optimization goal in TPOS. Similarly, from C =/), it can be shown that M /) is detectable.
(2) The proof is similar to case (1).
Q.E.D.
